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Motivated by potential transformative applications of nanoelectronic circuits that incorpo-
rate superconducting elements, and by the advantages of integrating these elements in a
silicon materials platform, we investigate the properties of the superconductivity of sili-
con ion-implanted with gallium. Here we measure 40 different samples and explore both
a variety of preparation methods (yielding both superconducting and non-superconducting
samples), and the reproducibility of one of the preparation methods yielding superconduct-
ing samples. While we find agreement with the existing literature that superconducting
effects are visible in this system, we also find that this superconductivity is not influenced
by voltages applied to a top gate. The superconductivity in this materials system is not
gateable for applied electric fields as large as 8 MV/cm. We also present results of scan-
ning transmission electron microscopy imaging of some of the same samples for which we
report electronic characterization. In agreement with the existing literature, we find that
the presence of Ga precipitates is essential to the presence of a superconducting transition
in these samples. However, we also find evidence for large inhomogeneities in this system,
which we discuss in connection with the lack of gateability we report here.
a)Electronic mail: thorgrimsson@wisc.edu
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I. INTRODUCTION
The integration of superconducting and semiconducting nanostructures has the potential to en-
able interesting and novel quantum devices1–3. One advantage of such integration is the ability to
modulate superconductivity with a gate voltage, which has been demonstrated in both III-V and
II-VI semiconductors, including InAs4, InSb5, and HgTe6, all of which form low Schottky bar-
rier contacts with superconductors. Recently, the superconducting proximity effect has also been
observed in compressively-strained Ge grown on relaxed SiGe7.
The promise of these devices combined with the technological importance of silicon semicon-
ductor devices motivates us to investigate superconductivity in silicon. Although silicon has low
intrinsic spin-orbit coupling, it remains an important candidate for applications requiring spin-orbit
interactions, because artificial spin-orbit coupling can be can be introduced using nanomagnet ar-
rays, which have been proposed to enable superconducting silicon nanowires to support Majorana
zero modes8–10.
A challenge in working with superconductivity in silicon is that the Fermi level is pinned near
neither the conduction nor valence bands11 making it difficult to proximitize undoped silicon. Very
high doping has been shown to circumvent this problem. The superconducting proximity effect
has been observed in silicon highly doped with boron12,13. And at very high boron concentrations,
silicon itself becomes superconducting at temperatures below 0.35 K14.
An alternative approach to generating superconductivity in silicon is the implantation of Ga to
form nanoprecipitates, and this method has the advantage of observed critical temperatures as high
as ∼ 7 K 15–21. This method depends on annealing of the sample after Ga implantation, which
causes the Ga to diffuse, resulting in both clusters and a wide range in nominal carrier density16,17.
Encouraged by the gateability of the proximity effect in III − Vmaterials2,4,5, II − VImaterials6
and germanium7,22, and by the high 푇C of superconductivity in Si:Ga, we here investigate super-
conductivity in silicon highly doped with Ga under a wide range of annealing conditions and under
large applied electric fields. By studying two sets of samples, the first with a range of processing
conditions and the second with a single set of processing conditions, we address the important
open question of the controllability and repeatability of the generation of superconductivity in sil-
icon through the annealing of silicon highly doped with gallium. In studying the first set, we find
agreement with literature results that there is a mid-range annealing temperature, in our experi-
ments between 450 and 550 표C, that produces superconductivity in Si:Ga15. We further test the
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gateability of the conductivity using a gate electrode separated from the Si:Ga by SiO2, with thick-
nesses ranging from 30 nm to 200 nm, allowing us to apply electric fields as large as 8 MV/cm. At
temperatures corresponding to the superconducting transition edge, such fields produce very small
changes in resistance, consistent with zero to within the uncertainty of the measurement.
We also find that there is a large variability in this process, such that samples on the same chip
and processed identically yield different results. Such results suggest inhomogeneity, and we report
Hall measurements of Si:Ga samples that reveal anisotropy consistent with such inhomogeneity.
Based on Hall measurements of the hole carrier density in two samples with partial supercon-
ducting transitions, the carrier densities are low enough that the electric fields applied would be
expected to change the carrier density by ∼ 10%, greater than the observed proportional change
in conductivity. Additionally, we measure non-zero Hall voltages at zero external magnetic field.
Both observations are consistent with a nonuniform distribution of charge carriers.
We investigate the reproducibility of a single preparation method by measuring the resistance
of these samples at liquid helium temperature, 푇LHe, and we find wide variations between the resis-
tances of 21 nominally identical samples. For some of these devices we find that the resistance at
푇LHe is more than 6 orders of magnitude lower than the room temperature resistance while for others
we find that their resistance at 푇LHe is only an order of magnitude lower than the room temperature
resistance.
We confirm the presense of gallium nano-precipitates in these samples through TEM imaging.
By comparing the temperature dependence of the resistance in samples which have had none, some,
or all of their gallium nano-precipitates removed by chemical etching, we find that the supercur-
rent flows predominantly near the Si∕SiO2 oxide interface. Finally, we report that voltage-gateable
superconductivity is not found in any sample. The large sample-to-sample variations of the con-
ductivity are consistent with superconductivity that occurs in gallium precipitates as opposed to
proximity-induced superconductivity in the silicon.
The paper is organized as follows: section 2 describes in detail the various sample preparation
processes and the measurement procedures. Section 3 describes the main results including data
relevant to gateability under applied electric fields and the homogeneity of the materials. Sec-
tion 4 discusses the implications of the measurement results from this large set of samples. The
appendices present additional details of the sample preparations and the experiments.
3
The effect of external electric fields on Si with superconducting Ga nano-precipitates
II. METHODS
A. Sample preparation
The sample preparation procedure is illustrated in figure 1. At 300 K a nominally 30 nm layer
of SiO2 is sputtered onto 3" float-zone n-type (100) silicon wafers (fromWaferPro) with resistivity
> 10 kΩcm (see figure 1(b)). Gallium ions with energy 80 keV and dose 4 × 1016 cm−2 then are
implanted at a 7◦ angle to the sample normal (figure 1(c)); to avoid overheating the substrate, dur-
ing the ion implantation the ion beam current is kept below 0.5 휇Acm−2. The wafers are diced into
5 × 5 mm2 dies, and individual dies undergo a rapid thermal anneal (RTA) at a variety of temper-
atures and annealing times (figure 1(d)). Table I provides a list of the 40 samples measured in this
work, including descriptions of the annealing protocols used, the number of samples measured for
each protocol, the types of measurements performed on each sample group, the chemical etchant
used to etch devices for each method, the ohmic contact metal, and the annealing gas used. The an-
nealing conditions chosen span a range that yields both superconducting and non-superconducting
samples. In general, superconductivity is found in samples annealed at 450-550 ◦C for 30-900 s,
with annealing temperatures measured using a thermocouple that touches the backside of the sam-
ples during the anneal.
Two oxide steps were used in the fabrication of the devices reported in this paper. First, all
devices had 30 nm of SiO2 sputtered onto them before the Ga ion implantation. This oxide layer
protects the silicon during the ion implantation and is partially ablated during the implantation.
Second, different amounts of additional SiO2 were added during subsequent processing for dif-
ferent devices to serve as a gate oxide. Because we use the final oxide thickness to determine the
external electric fields applied to the devices, we discuss how the final oxide thickness is determined
in Appendix B.
For the devices listed in Table II with a 100 nm or 200 nm additional oxide thickness, devices
were etched, following the ion implantation, using a fluorine based plasma etch. After sputtering
the additional SiO2 gate oxide, a buffered oxide etch (BOE), hydrofluoric acid 20:1, was used to
etch through the oxide over ohmic contact regions. Tungsten was then sputtered (170 nm) over
the entire wafer, lithography was performed, and the tungsten was etched using a fluorine-based
plasma etch to create metallized ohmic contacts and top gates. The wafers were diced into 5×5mm2
dies, and finally individual dies underwent different RTA processes. In Ref. 17 a variety of RTA
4
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FIG. 1. (a)-(d) Schematic images of the substrate at different stages during fabrication. (a) A (100)-oriented
Si wafer with resistivity > 10 kΩcm is (b) sputtered with a 30 nm thick layer of SiO2. (c) Gallium is then
ion implanted with energy of 80 keV and a dose of 4×1016 cm−2 at a 7◦ angle from the sample normal. The
ion beam current was kept below 0.5 휇Acm−2. (d) Finally, the substrate undergoes a rapid thermal anneal
(RTA). (e) Scanning transmission electron microscope (STEM) image of a sample annealed at 550 ◦C for
30 s. The oxide thickness of this sample is ∼ 40 nm. During the device fabrication (after ion implantation)
this sample had 30 nm of SiO2 sputtered onto it in addition to the 30 nm thick SiO2 sputtered onto it prior to
ion implantation. During the ion implantation a portion of the oxide is milled away resulting in a final oxide
thickness of ∼ 40 nm. (f) The same image as in (e), but at an adjusted contrast. The arrow highlights the
boundary in the oxide layer between the oxides sputtered before and after ion implantation. (g) Schematic
image of devices used to measure the electrical transport properties. Four-probe resistance measurements
were performed by sourcing current from I+ to I- and measuring the voltage between V+ and V-. An oxide
separates the current channel from a top gate. Measurements that attempt to modify the conductance of the
current channel using external electric fields are performed by applying a voltage, VGate, to the top gate,
referenced to V-.
procedures were used to modify the carrier concentration; low concentrations yielded insulating
samples, and high concentrations yielded superconducting samples. Here we make use of similar
annealing procedures, which are described for each sample in Table 1. Most of the RTA steps were
performed in a flowing nitrogen atmosphere (1 sccm of N2) and ranged in temperature from 550 ◦C
to 650 ◦C and in duration from 15 s to 60 s. We also made use of a flowing forming gas (FG, 1
sccm) anneal at 450 ◦C for 900 s anneal.
For the devices listed in Table II with 30 nm and 40 nm gate oxide thickness and in figures 3,
4 & 6, after the ion implantation, the samples were diced into 5×5mm2 dies and then were annealed
using an RTA process, for 30 s at 550 ◦C in a flowing nitrogen atmosphere (1 sccm of N2). After the
annealing, multiple devices were etched for four-probe electrical measurements using a chlorine-
based plasma etch. These devices had a 500 휇m long and 20 휇m wide channel between source
5
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TABLE I. Summary of sample preparations and measurements. The 40 samples reported in this paper
were prepared using 5 different annealing methods, with temperatures ranging from 450 ◦C to 650 ◦C, and
duration ranging from 15 s to 900 s. Anneals done at 450 ◦C were performed in a forming gas atmosphere
while anneals done at 550 ◦C and above were performed in a nitrogen gas atmosphere. The table also shows
the number of samples measured for each annealing method, the measurements performed on each sample
group, the chemical etchant used to etch devices for each method, the ohmic contact metal, and the annealing
gas used.
Method Annealing Number of
Measurements
Device Plasma Ohmic Annealing
Label Temp (◦C) Time (s) Samples Etchant Metal Gas
650/30 650 30 5 Gating Fluorine Tungsten N2
650/15 650 15 1 Gating Fluorine Tungsten N2
550/60 550 60 4 Gating Fluorine Tungsten N2
450/900 450 900 4 Gating Fluorine Tungsten FG
550/30 550 30 3
Location of
superconductivity
and gating
Chlorine Ti/Au N2
550/30 550 30 21 Reproducibility Chlorine Ti/Au N2
550/60 550 60 2 Hall
measurements
Fluorine Tungsten N2
and drain (schematic shown figure 1(g)). BOE was used to etch through the oxide over the ohmic
contact regions before the ohmics were metalized by evaporating Ti(20 nm)/Au(140 nm) using an
e-beam evaporator.
To determine the location of superconductivity within the sample heterostructures, a few dies,
reported in figure 4, were processed further. BOE was used to remove the oxide in a 10 × 20 휇m2
area of the current channel, after which an additional 30 nm of SiO2 was sputtered and then a
Ti(20 nm)/Au(280 nm) top gate was evaporated on top of the exposed region. Finally, a BOE was
used to re-expose the metalized ohmic contacts. For comparison with the devices that underwent
oxide removal, Ti/Au top gates were also evaporated on some devices that had not had their ox-
ide removed (these devices are categorized with the "Location of superconductivity" devices in
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Table I); figure 1(g) shows a schematic image of these devices.
B. STEM sample preparation and imaging
Scanning Transmission ElectronMicroscopy (STEM) samples were prepared using a Helios G4
UXDualBeam System. During the sample preparation an electron-beam was used to deposit a thin
(∼ 200nm) platinum cover layer, a thicker (few 휇m) cover layer was then deposited using an ion-
beam. This procedure was used because the cover layer protects the surface of the STEM sample
from the ion-beam used to mill out the STEM sample. STEM images (not shown) of samples
that had their initial cover layer deposited using an ion-beam showed significant damage ∼30 nm
from the surface and into the gallium doped silicon beneath the Si∕SiO2 interface. Imaging was
performed using a FEI Titan 200 keV STEM using a high angle annular dark field (HAADF) image
detector.
C. Electrical measurements
Measurements were performed in an Oxford Teslatron cryostat, in liquid helium dewars, in a
Quantum Design Physical Properties Measurement System (PPMS), and in a Janis dilution refrig-
erator (DR). For measurements in the Oxford Teslatron, helium dewars and Janis DR, a Keithley
2400 source meter was used to source current and measure voltage. In the PPMS a Keithly 6221
current source was used to source current and the voltage was measured using a Keithley 2182
nanovoltmeter. For all experimental setups a Keithley 2400 source meter was used to apply top
gate voltages and to measure the top gate leakage current.
As discussed above, the range of sample preparation conditions was chosen to yield both non-
superconducting and superconducting samples. In general, non-super-conducting samples have
low carrier concentrations and superconducting samples have high carrier concentrations. For
the devices that superconduct we attempted to turn the device non-superconducting by reducing
the density of carriers with an external electrical field. For p-type dopants, such as gallium, this
means applying a positive gate voltage to reduce the number of holes. For non-superconducting
devices we attempted to induce superconductivity by increasing the number of holes by applying a
negative voltage. For both superconducting and non-superconducting devices, the top gate voltages
were increased until breakdown voltages were reached, which we determined by monitoring the
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leakage current through the top gate while simultaneously monitoring the four probe resistance of
the device. To compare devices with different oxide thicknesses we convert the applied top gate
voltage into applied external electric field by dividing the applied top gate voltage with the oxide
thickness. We compare the conductance change at an external electric field of 1 MV/cm across
multiple devices.
Hall measurements were performed in a Janis DR on samples with a square van der Pauw ge-
ometry23. The Hall voltage (푉H), at an applied current (퐼), was measured as a function of external
perpendicular magnetic field (퐵⟂). The formula, 푛2D = −퐼퐵⟂∕(푒푉H), where 푒 is the elementary
charge, was then used to extract the carrier type and sheet density per unit area (푛2D).
III. RESULTS
A. Superconducting transition
Table II describes the annealing protocol, oxide thickness, top gate area, the experimental con-
ditions, the maximum applied electric field and the raw resistance data for each sample shown in
figure 2. The annealing protocols range from 450◦C to 650◦C in temperature and from 15 s to 900 s
in duration, the oxide thickness ranges from 30 nm to 200 nm and the gate area ranges from 4 휇m2
to 225 휇m2. The color of the data points in figure 2 identifies the different conductance behaviors
of different devices when cooled below 7 K. Devices either show a full superconducting transition
(dark gray), show a partial superconducting transition to a finite resistance value (light gray), or
show no superconducting transition (black). In general, we find that higher temperatures result in
non-superconducting samples.
Figure 2(a) shows resistance vs. temperature measurements for 3 different devices in the tem-
perature range of 5.5 to 7.5 K. These three devices are identified with a◆,★ or ◼ in Table II and
were annealed using 550◦C for 60 s(◆, ◼) and 450◦C for 900 s(★).
These devices demonstrate two different behaviors observed in these experiments: the device
identified by ◆ shows a full superconducting transition, while the devices identified by ★ and
◼ show partial superconducting transitions to (different) finite conductances. Devices with no
signs of superconductivity were also measured. We note that the devices identified by◆ and ◼
underwent the same annealing procedure but show different conductance behaviors.
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(a)
(b)
(c)
FIG. 2. External electric fields change the conductivity by less than 3%. a) Resistance per square (R□) vs.
temperature (푇 ) for the three devices identified by◆,★,◼ in Table II. The devices show either a full (◆) or
partial (★,◼) superconducting transition when cooled below 7 K. b) Resistance per square (R□) vs. external
electric field (퐸) of the same devices as in (a), identified by◆,★, ◼ in Table II. These measurements were
performed at the superconducting transition: 6.6 K (◼) and 6.75 K (◆,★). Less than a 3% change is
observed in the resistance of the device until after dielectric breakdown, where additional current enters the
device channel through the top gate and the model of four probe resistance measurement used to determine
the resistance no longer applies to the system. c) Measured proportional change in device resistance (ΔR∕R)
when an externally applied electric is changed from 0 to 1 MV/cm vs. the normal resistance per square
(RN,□) of the device. A unique symbol represents each device. That symbol, annealing method, oxide
thickness, top gate area, the experimental conditions, the maximum applied electric field, resistance data and
the temperature at which gating electric fields are applied to each sample are summarized in Table II. We use
black symbols to identify non-superconducting samples, light gray symbols to identify samples with a partial
superconducting transition, and dark gray symbols to identify samples with a complete superconducting
transition. The precise geometries if the lithographically-defined Hall bars are all qualitatively the same as
the device described in figure 1(g) and the main text. The value of the voltage at which the external electric
field is 1 MV/cm is calculated by multiplying the electric field by the oxide thickness between the current
channel and the top gate. For superconducting devices where we want to decrease the number of holes a
positive voltage is used. For normal devices wherewewant to increase the number of holes a negative voltage
is used. The plotted percentage change in resistance is calculated by dividing the difference in resistance at
an external field of 1 MV/cm and no external field by the average resistance measured between those two
voltage values. The maximum change in resistance observed across the devices measured was less than 3%.
B. External electric fields change the conductivity by less than 3%
Figure 2(b) shows measurements of a device resistance as a function of applied external electric
field for the devices identified by◆, ★ and ◼ in Table II. These measurements were performed
at the superconducting transition: 6.6 K (◼) and 6.75 K (◆,★). The applied external electric
field, for these three devices, are swept from; −3 to 3 MV∕cm (◆), −2 to 2 MV∕cm (◼), and −3
to 4 MV∕cm (★) before gate oxide breakdown is reached. The changes in resistances are clearly
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negligible until the breakdown voltages. After that voltage, current flows into the substrate from
the top gate, making the four probe resistance measurement used to determine the resistances of
the devices inaccurate. The observed resistance changes in each device before breakdown are
0.85 ± 0.23 % (◼), −0.34 ± 0.13 % (★), and 0.03 ± 0.12 % (◆).
To summarize multiple datasets like the ones shown in figure 2(b) we show in figure 2(c) the
proportional resistance change at 1 MV/cm vs. normal resistance per square, for multiple devices.
The maximum change in resistance observed across the measured devices is less than 3%. The
normal resistance per square for the devices shown ranges from 1 to 10 kΩ. Devices that have a
full superconducting transition have lower normal resistance than devices that had a partial or no
superconducting transition and devices that have a partial superconducting transition have a lower
normal resistance than non-superconducting devices (with one exception, see▵ in figure 2(c)). The
different annealing methods used during fabrication, oxide thicknesses, and top gate areas for the
different devices are described in Table II. For each device, electric fields are applied until a break-
down field is reached. The maximum electric field we reach in our experiments is 8 MV/cm, and
even at these higher electric fields we find no significant change in resistance across the measured
devices. We note that top gates with smaller lateral dimensions are generally expected to yield
higher breakdown fields, as a smaller area decreases the chance of having a defect in the oxide that
may lower the breakdown field. We also note that the data for the proportional change in resistance
(Δ푅∕푅0) in Table II is the value at 90% of the breakdown field (퐸BD) and not at 1 MV/cm which
is shown in figure 2. Table II also tabulates the temperature at which we attempted to gate each
device; superconducting devices were measured at or below the superconducting transition, while
samples labelled non-superconducting showed no superconducting transition down to at least 4 K.
C. Resistance of nominally identical samples varies by many orders of magnitude below 푇퐶
Through our gating attempts we found that nominally identical devices had a greater than ex-
pected (>few 10%) variation in resistance below 푇퐶 . To determine the extent of this variation
we prepare 21 nominally identical devices annealed at 550◦C for 30 s and measure them in liq-
uid helium at 4.2 K. A resistance drop is observed in all devices when they are cooled below the
superconducting transition temperature, 푇퐶 ≈ 6.7 K (like the example shown in figure 2(a)). Fig-
ure 3 shows a histogram of the four probe resistance 푅4퐾 at a temperature 푇 = 4.2 K of these 21
nominally identical devices. As shown in figure 3, the resistance at 푇 = 4.2 K varies by orders of
10
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TABLE II. Summary of samples fabricated and results of attempts to perform electrical gating for
samples shown in figure 2. This table relates each unique symbol in figure 2 to the corresponding sample
and shows the raw data for the samples we attempted to gate The table columns are: Symbol (Symb.) used
to identify the sample in figure 2, The annealing method (Meth.), temperature/time in degrees Celsius and
seconds, described in Table I, the presence of a superconducting transition (S.C. Tr.) when cooled below 7K,
indicating if there was no transition (NO, Black symbols), a partial transition to a finite value (YES(P), light
gray symbols) or a complete transition (YES, dark gray symbols). the minimum temperature reached during
the experiment (푇min), the resistance at 푇min (푅(푇min)), the normal state resistance (푅N), the temperature
at which we attempted to gate the sample (푇Gate), the gate oxide thickness (푑표푥), the external electric field
breakdown value (퐸BD), the area of the top gate the external electric field was applied to (퐴Gate), the average
and standard deviation in resistance when applying external electric fields, (푅0) and (휎푅0), the change andproportional change in resistance from no external electric field to 90% of the breakdown field value (Δ푅)
and (Δ푅∕푅0). We note that the value of Δ푅∕푅0 shown in figure 2, is the value of Δ푅∕푅0 at 1 MV/cm.
For samples that have a S.C. Tr.; 푅N is measured at 7.5 K, for samples without a S.C. Tr.; 푅N is measured
at 푇min. For all samples the resistance change was less than 3%, even when external electric fields of up to
8 MV/cm were applied.
Symb. Meth. S.C. Tr. 푇min
(K)
푅(푇min)
(푘Ω∕□)
푅N
(푘Ω∕□)
푇Gate
(K)
푑표푥
(nm)
퐸BD
(MV/cm)
퐴Gate
(휇m2)
푅0
(푘Ω∕□)
휎푅0
(Ω∕□)
Δ푅
(Ω∕□)
Δ푅∕푅0
(%)
● 650/30 NO 4 7.33 7.33 4 100 3.39 180 7.77 50 38 0.48%
⚪ 650/30 NO 4 7.33 7.33 4 100 1.9 225 7.76 42 37 0.48%
▾ 650/30 NO 4 7.90 7.90 4 100 2.27 48 8.16 32 129 1.58%
▿ 650/30 NO 4 7.90 7.90 4 100 1.78 60 8.15 98 161 1.98%
▵ 650/30 NO 4 2.01 2.01 3.9 100 1.98 225 2.05 8 20 0.98%
◂ 650/15 NO 3.9 6.06 6.06 4 200 2.85 180 6.29 123 47 0.75%
◼ 450/900 YES(P) 6 0.49 2.52 6.6 200 2.3 4 1.96 4.35 17 0.85%
□ 450/900 YES(P) 6 0.49 2.52 6.6 200 6 16 1.96 5.6 -1.39 -0.07%
◆ 450/900 YES 5.6 0.00 1.50 6.75 200 2.52 4 0.92 1.23 0.32 0.03%
◇ 450/900 YES 5.6 0.00 1.50 6.75 200 5.19 16 1.00 0.6 -0.25 -0.03%
★ 550/60 YES(P) 5.6 4.00 4.82 6.75 200 5.21 8 4.79 5.9 -16 -0.34%
☆ 550/60 YES(P) 5.6 4.00 4.82 6.75 200 3.62 16 4.80 6.26 12 0.24%
⬢ 550/60 YES 5.6 0.03 1.05 6.75 200 2.81 36 0.53 1.2 2.69 0.51%
⬡ 550/60 YES 5.6 0.03 1.05 6.75 200 2.59 64 0.52 0.43 0.19 0.04%
⬠ 550/30 YES 2.5 5.0E-06 1.04 4 40 3.6 100 2.5E-4 6.5E-2 2.3E-3 0.87%
⬣ 550/30 YES 2.5 2.0E-06 1.06 5 40 5 100 2.6E-4 4.5E-3 4.5E-3 1.69%
⎔ 550/30 YES(P) 4.5 0.15 1.60 5 30 8 100 0.95 16 19.75 2.09%
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FIG. 3. The electrical transport properties of nominally identical devices can vary by many orders of
magnitude. A histogram of the resistance at 푇 = 4.2 K, 푅4퐾 , of 21 nominally identical devices, annealed
at 550◦C for 30 s. The labels are the resistance boundaries between each column. The room temperature re-
sistances of these devices are 984 ± 108 Ω. Every device showed a superconducting transition when cooled
below 7 K (see, e.g., figure 2(a)), with conductances below the transition at least an order of magnitude
greater than the normal state conductance.
magnitude, from <1mΩ to∼90Ω. We note that such variations are not unexpected in the presence
of inhomogeneity in samples consisting of a percolative superconducting network, as has been sug-
gested (Ref. 24) could be present in this materials system. We also note that a quarter of the devices
have a resistance below 0.06 Ω, another quarter a resistance between 0.06 and 1 Ω, a third quarter
a resistance between 1 and 30 Ω, and a quarter of the devices have a resistance greater than 30 Ω.
This variation is observed across nominally identical devices, some located on the same 5 × 5 mm2
die. The room temperature resistances of these 21 nominally identical devices are 984 ± 108 Ω
and a similar (∼ ±10%) variation was observed in the resistances of these devices just before they
were cooled below the superconducting transition. We note that even for the highest resistances at
푇 = 4.2 K, the resistance drop observed when the devices are cooled below 푇퐶 is greater than an
order of magnitude.
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FIG. 4. The electrical transport properties are dominated by gallium precipitates located at the Si∕SiO2
interface. (a) STEM image of a device not modified with respect to what is described in figure 1, i.e., no
BOE etching perormed. Energy dispersive x-ray spectroscopy (EDX) measurements (not shown) confirm
that both the bright spots at the Si∕SiO2 interface and the speckles below the interface are gallium. (b) STEM
image of a device on a die where a BOE etch resulted in a partial removal of the gallium precipitates at the
Si∕SiO2 interface. (c) STEM image of a device on the same die as the image shown in (b), but where the same
BOE etch resulted in a complete removal of the gallium precipitates at the Si∕SiO2 interface. (d) Resistance
vs. temperature for all 3 devices. These three devices, with different amounts of gallium precipitates present
at the Si∕SiO2 interface, show different behaviors when cooled below 7 K. For an unetched device (blue
triangles), a full superconducting transition is observed; for a device where the gallium precipitates at the
Si∕SiO2 interface were partially removed using BOE (red squares, same device as a STEM image is shown
of in (b)), a resistance drop to a finite value is observed; and for a device where the gallium precipitates at
the Si∕SiO2 interface were completely removed using the same BOE etch (green circles, same device as a
STEM image is shown of in (c)), a continued rise in resistance is observed.
D. Structural and transport studies of samples with different surface treatments.
Previous work has demonstrated that during the RTA process the implanted gallium forms pre-
cipitates25 and migrates towards the Si∕SiO2 interface15. To connect the results reported above
to these same structural features, we study 3 devices, fabricated on two dies, which have different
densities of Ga precipitates at the Si∕SiO2 interface. The first STEM image, shown in figure 4(a), is
of a die that did not undergo a BOE etch and shows an increased concentration of gallium precipi-
tates at the Si∕SiO2 interface compared to the surrounding material. Figure 4(b) & (c) show STEM
images of the other two devices. Both are from the same die and underwent the same BOE etch.
For the second device, shown in figure 4(b), this etch resulted in partial removal of the gallium
precipitates at the Si∕SiO2 interface; for the third device, shown in figure 4(c), this etch resulted in
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a complete removal of the gallium precipitates at the Si∕SiO2 interface. Electrical measurements
were performed on these devices before STEM samples were prepared and imaged. Gallium pre-
cipitates are apparent in these STEM images, which also showmono-crystalline undoped silicon (at
the bottom), polycrystalline silicon with gallium nano-precipitates (in the middle), and increased
or removed gallium nano-precipitates at a Si∕SiO2 interface, and SiO2 (near the top). At the very
top of the images a glimpse of either a platinum cover layer, figure 4(a), or a titanium sticking layer
for the top gate, figures 4(b) and (c), can be seen.
Figure 4(d) shows resistance vs. temperature measurements for these three different devices in
the temperature range 2 to 300 K. The samples were each annealed at 550◦C for 30 s, and as can
be seen in figure 4(d), such samples show different behaviors as they are cooled below 7 K. A
device where gallium precipitates at the Si∕SiO2 interface were partially removed (red squares)
shows a resistance drop to a fixed value; for the device where all the gallium precipitates at the
Si∕SiO2 interface were removed (green circles) the resistance continues to rise; and the unetched
device (blue triangles) shows a full superconducting transition. These measurements show that
the superconductivity observed in these samples is observed only in the presence of the gallium
precipitates at the Si∕SiO2 interface, as completely removing them results in a continued resistance
rise upon decreasing temperature, consistent with previous observations in this material system15.
E. Hall measurement data
Figure 5(a) shows resistance vs. temperature measurements and Hall measurements for two de-
vices. Both samples show a partial superconducting transition to a finite resistance value when
cooled below 6.5 K. Figures 5(b) & (c) show the Hall measurement data for two devices on which
Hall measurements were performed at 8 K. Both samples were annealed at 550◦C for 60 s. For the
first (second) sample a −102 휇V (−90 휇V) change in Hall voltage is observed when the perpen-
dicular magnetic field is changed from −1 to 1 T when sourcing a 10 휇A longitudinal current. A
longitudinal resistance per square of 1.80 kΩ (1.86 kΩ) was measured at 8 K. The negative Hall
slope shows that holes are the majority carrier. If the sample is a uniform sheet then the carrier
density of device 1(2) can be calculated to be 1.2 × 1014(1.4 × 1014) cm−2. However, we note that
the Hall voltage at zero external magnetic field is offset from 0 V by 0.35 mV (see figure 5(b))
and -3.8 mV (see figure 5(c)), respectively, and that if a sample being measured with a Hall mea-
surement is a uniform sheet then the Hall voltage should be 0 V at zero external magnetic field.
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(a) (b)
(c)
1.1 mm
FIG. 5. a) Resistance per square (R□) vs. temperature (푇 ) for the two devices on which Hall measurements
were performed: device 1 (blue) and device 2 (orange). Inset: Optical image of a device lithographically
identical to the ones on which the Hall mesurements were performed. b)-c) Hall (transverse) voltage (VHall)
vs. magnetic field (B) for device 1(2) at 8 K. A 10 휇A longitudinal current was sourced and a longitudinal
voltage of 12.52(12.89) mV was measured at 0 T. The negative Hall slope shows that holes are the majority
carrier. The carrier density of devices 1 and 2 were calculated to be (assuming the samples are uniform)
1.2 × 1014 and 1.4 × 1014 cm−2, respectively.
The lack of the expected symmetry of these Hall measurements about zero magnetic field could
therefore suggest that the devices created in this material system are not uniform.
IV. DISCUSSION
A. Conductance changes due to external electric fields
The maximum change in resistance observed across the devices measured is less than 3% with
gate-applied electric fields reaching 8 MV/cm. It is interesting to consider how much a 8 MV/cm
electric field changes the hole carrier density in our devices, especially when compared to the hole
carrier sheet density ℎ = 1.2×1014 cm−2 and ℎ = 1.4×1014 cm−2 measured by Hall measurements.
If we assume a parallel capacitor model between the gate and channel in our devices, we calculate
an expected change in hole carrier sheet density (훿ℎ) due to an external electric field (퐸) of 훿ℎ =
휀푟휀0퐸∕푒, where 휀0 is the permittivity in vacuum, 휀푟 = 3.9 is the relative permittivity of SiO2 and
푒 is the electron charge. For an electric field of 8 MV/cm we get a change in hole carrier sheet
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density 훿ℎ = 1.7 × 1013 cm−2 which is ∼ 13% of the hole carrier sheet density measured by the
Hall measurements.
We can also emphasize how small of a change 3% conductance change is by noting that a MOS-
FET with a 푑표푥 = 30 nm thick oxide and a 푑푑 = 1 nm thick depletion layer has a sub-threshold
slope of 62 mV∕dec at 10 K (note that an idealized MOSFET would have 푑표푥 << 푑푑 and the sub-
threshold slope approaches 2 mV∕dec at 10 K26). A 62 mV change in top gate voltage of such a
transistor would change the source drain resistance by an order of magnitude. If we assume we
could change the conductance of our devices by 3% with an 8 MV/cm field, then to change the
resistance of the Si:Ga devices reported here by an order of magnitude electric fields more than
100 times stronger than those we have already applied would be required. We note that the highest
reported breakdown fields we could find for SiO2 films is around 27 MV/cm27, less than 4 times
higher than the 8 MV/cm breakdown field measured here. Since strong external electric fields (of
up to 8 MV/cm) are only able to change the conductivity of these samples by less than 3% and
carrier density by ∼ 13%, this material system is not promising for voltage-gateable superconduc-
tivity.
B. Resistance variations below 푇퐶 and inhomogeneity
We note that the STEM images in figure 4(c) show that the devices reported here are inho-
mogeneous on the scale of tens of nm (the size of the gallium nano-precipitates). Substantial
inhomogeneity is also observed on a macroscopic scale, as the resistance of nominally identical
samples varies by many orders of magnitude below the superconducting transition. One possible
explanation for this behavior is that the gallium nano-precipitates at the Si∕SiO2 interface are su-
perconducting but that the conductance between these precipitates, or a precipitate network, varies.
This could either be caused by varying doping levels of the material between the precipitates or by
a variation in the density of the precipitates.
V. CONCLUSION
Motivated by the gateability of the proximity effect in III-V materials2,4,5, II-VI materials6 and
germanium7,22, we sought to determine whether the well-established superconductivity in silicon
doped with gallium15–21 is also gateable. With a goal of identifying a method for establishing
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gateable superconductivity in gallium-doped silicon, we prepared and measured a series of samples
with different annealing protocols and measured their conductivity. We saw less than a 3% change
in device conductance when applying external electric fields, even when applying fields of up to 8
MV/cm.
In nominally identical devices measured at liquid helium temperatures (below the supercon-
ducting transition), we measured a variability of many orders of magnitude in the resistance. Such
variation is even found in nominally identical devices located on the same die, indicating that this
material system is inhomogenous on a macroscopic scale.
We showed that the superconductivity is only present in the gallium rich layer at the Si∕SiO2
interface in these samples: Completely removing the gallium in this layer resulted in a resistance
that continued to rise as the temperature was lowered below TC.
The less than 3% change in device conductance when applying external electric fields and the
many order-of-magnitude variation in device resistances at 푇 = 4.2 K below the superconducting
transition leads us to conclude that this material system is not a promising system for voltage-
gateable superconductivity.
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APPENDICES
Appendix A: Correlation between resistance at 푇 = 4.2 K below 푇퐶 and 퐼퐶
Figures 6(a)-(c) show sourced current vs. measured voltage for 3 nominally identical devices
annealed at 550◦C for 30 s and measured in liquid helium (at 4.2 K), on a lin-lin plot and fig-
ures 6(d)-(f) show the same data, on a log-log plot. Each plot has the same range and dimensions.
For each measurement the critical current, IC, at which the voltage increase becomes superlinear
with increased current, is marked. A black line, corresponding to a linear relationship of the voltage
measured to the current for currents below half IC, is also shown, and we call this slope the resis-
tance at 푇 = 4.2 K. For samples with a high resistance at 푇 = 4.2 K the voltage change eventually
becomes linear again. For devices with low resistance at 푇 = 4.2K this superlinear voltage change
with current has not stopped within the measurement range of the experiment. Figure 6(g) shows
the resistance at 푇 = 4.2 K vs. IC for 21 nominally identical devices. The resistance at 푇 = 4.2 K
of these devices varies by more than 5 orders of magnitude while the critical current varies by an
order of magnitude, even though these devices are nominally identical, some even located on the
same 5 × 5 mm2 die.
We will now argue why the current at which the voltage behaviour becomes superlinear with
current can be called the critical current even though the resistance of the devices is not zero below
this current value, by modeling our system as a network of superconductors and normal resistors.
Let us limit our discussion to a simple network, an ensemble of superconductors and resistors
connected in series. We denote the resistance of each normal resistor 푟푛푛, the total normal resistance
푅푛푛 =
∑
푟푛푛, the normal state resistance of each superconductor 푟푠푛, and the total normal state
resistance of the superconductors 푅푠푛 = ∑ 푟푠푛. If all the superconductors have the same critical
current then we would expect the resistance of the network to change from 푅푛푛 to 푅푛푛 + 푅푠푛 when
the critical current is exceeded. However, the precipitates vary in size, so we expect their critical
currents to also vary. Then instead of a sharp transition at a single current value from 푅푛푛 to
푅푛푛 + 푅푠푛 we would expect the resistance to be 푅푛푛 below the lowest critical current and then
start increasing as we go though the different critical current values of the precipitates, eventually
reaching푅푛푛+푅푠푛 as we exceed the highest critical current value. According to this model, what we
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(g)
(c)
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IC (µA)
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IC=32.0 µA
- R = 0.35 mΩ- R = 62.1 mΩ- R = 1.30 Ω
FIG. 6. Correlation between resistance at 푇 = 4.2K and critical current for the nominally identical devices,
annealed at 550◦C for 30 s, corresponding to figure 3 above. (a)-(c) Voltage vs. current measurements of 3
nominally identical devices. (d)-(f), Same data as in (a)-(c) plotted on a log-log scale. For each dataset the
critical current, IC, is marked. Values where a negative voltage, below the noise floor (|푉 | < 1 휇V), was
measured are colored red. The resistance, indicated by the solid black line, is determined as the coefficient
of a linear form of the data below IC∕2. For (f) (the sample with the lowest resistance) the resistance is less
than 푅 = 푉 ∕퐼(퐼퐶 ) = 0.35 mΩ. (g) The resistance at 푇 = 4.2 K vs. IC, acquired by repeating the above
procedure for 21 nominally identical devices. The results for (d), (e) & (f) are identified by a red diamond, a
green circle and a yellow square respectively. The resistances of these nominally identical devices varies by
more than 5 orders of magnitude, while the critical current varies by an order of magnitude. This variation
is even shown in devices fabricated on the same die.
have called the critical current in figure 6 is the lowest critical current of superconducting gallium
nano-precipitates in the network.
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Appendix B: Final oxide thicknesses
As discussed in section II A all devices had nominally 30 nm of SiO2 sputtered onto them be-
fore the Ga ion implantation and during the ion implantation a portion of this oxide is ablated.
Furthermore, different amounts of additional gate oxide were added during subsequent process-
ing for different devices. Determining the final oxide thickness is important in order to accurately
determine the applied external electric field from the applied top gate voltage. For devices where
the additional gate oxide was comparable to the initial 30 nm of SiO2 sputtered prior to the Ga ion
implantation, scanning transmission electron microscope (STEM) images were used to determine
the final oxide thickness (the preparation and imaging of STEM samples is discussed section II B).
From these STEM images we can determine that most of the sputtered oxide is ablated during
the ion implantation (see figure 1(e)). For devices where the additional gate oxide was thicker
(≥ 100 nm) than the initial 30 nm of SiO2 sputtered oxide we use the result that most of the sput-
tered oxide is ablated during the ion implantation, and assume that the final oxide thickness can
be approximated, within ∼ 10%, by the thickness of the additional oxide. Finally, we note that
as we only observe negligible changes in device resistances with applied external electric fields,
accurately determining the value of the external field is not critical to the results shown nor the
conclusions drawn in this paper.
REFERENCES
1SilvanoDe Franceschi, LeoKouwenhoven, Christian Schönenberger, andWolfgangWernsdorfer.
Hybrid superconductor–quantum dot devices. Nature Nanotechnology, 5(10):703–711, 2010.
2T. W. Larsen, K. D. Petersson, F Kuemmeth, T. S. Jespersen, P Krogstrup, J Nygård, and C. M.
Marcus. Semiconductor-Nanowire-Based Superconducting Qubit. Physical Review Letters,
115(12):127001, 2015.
3Yun Pil Shim andCharles Tahan. Superconducting-semiconductor quantum devices: From qubits
to particle detectors. IEEE Journal of Selected Topics in Quantum Electronics, 21(2):1–9, 2015.
4Yong-Joo Doh, Jorden A van Dam, Aarnoud L Roest, Erik P AMBakkers, Leo P Kouwenhoven,
and Silvano De Franceschi. Tunable Supercurrent Through Semiconductor Nanowires. Science,
309(5):272–275, 2005.
20
The effect of external electric fields on Si with superconducting Ga nano-precipitates
5Hao Zhang, Chun-Xiao Liu, Sasa Gazibegovic, Di Xu, John A Logan, Guanzhong Wang, Nick
van Loo, Jouri D S Bommer, Michiel W A de Moor, Diana Car, Roy L M Op het Veld, Petrus J
van Veldhoven, Sebastian Koelling, Marcel A Verheijen, Mihir Pendharkar, Daniel J Pennachio,
Borzoyeh Shojaei, Joon Sue Lee, Chris J Palmstrøm, Erik P A M Bakkers, S Das Sarma, and
Leo P Kouwenhoven. Quantized Majorana conductance. Nature, 556(7699):74–79, 2018.
6Sean Hart, Hechen Ren, Michael Kosowsky, Gilad Ben-Shach, Philipp Leubner, Christoph
Brüne, Hartmut Buhmann, Laurens W. Molenkamp, Bertrand I. Halperin, and Amir Yacoby.
Controlled finite momentum pairing and spatially varying order parameter in proximitized HgTe
quantum wells. Nature Physics, 13(1):87–93, 2017.
7N. W. Hendrickx, D. P. Franke, A. Sammak, M. Kouwenhoven, D. Sabbagh, L. Yeoh, R. Li,
M. L. V. Tagliaferri, M. Virgilio, G. Capellini, G. Scappucci, and M. Veldhorst. Gate-controlled
quantum dots and superconductivity in planar germanium. Nature Comm., 9(2835), 2018.
8Morten Kjaergaard, Konrad Wölms, and Karsten Flensberg. Majorana fermions in supercon-
ducting nanowires without spin-orbit coupling. Physical Review B, 85(2):20503–20504, 2012.
9L.N. Maurer, J.K. Gamble, L. Tracy, S. Eley, and T.M. Lu. Designing Nanomagnet Arrays for
Topological Nanowires in Silicon. Physical Review Applied, 10(5):054071, 2018.
10Sara Turcotte, Samuel Boutin, Julien Camirand Lemyre, Ion Garate, and Michel Pioro-
Ladrière. Optimized micromagnet geometries for Majorana zero modes in low g-factor materials.
arXiv:1904.06275.
11G. W. Gobeli and F. G. Allen. Photoelectric Properties of Cleaved GaAs, GaSb, InAs, and InSb
Surfaces; Comparison with Si and Ge. Physical Review, 137(1A):A245–A254, 1965.
12W. M. Van Huffelen, T. M. Klapwijk, and L. De Lange. Nonequilibrium carrier transport in
superconducting niobium-silicon heterostructures. Physical Review B, 45(1):535–538, 1992.
13W. M. Van Huffelen, T. M. Klapwijk, D. R. Heslinga, M. J. De Boer, and N. Van Der Post.
Carrier transport in mesoscopic silicon-coupled superconducting junctions. Physical Review B,
47(9):5170–5189, 1993.
14E Bustarret, C Marcenat, P Achatz, J Kačmarčik, F Lévy, A Huxley, L Ortéga, E Bourgeois,
X Blase, D Débarre, and J Boulmer. Superconductivity in doped cubic silicon. Nature,
444(7118):465–468, 2006.
15RSkrotzki, J Fiedler, THerrmannsdörfer, VHeera,MVoelskow, AMücklich, B Schmidt,WSko-
rupa, G Gobsch, M Helm, and J Wosnitza. On-chip superconductivity via gallium overdoping of
silicon. Applied Physics Letters, 97(19):192503–192505, 2010.
21
The effect of external electric fields on Si with superconducting Ga nano-precipitates
16J Fiedler, V Heera, R Skrotzki, T Herrmannsdörfer, M Voelskow, A Mücklich, S Oswald,
B Schmidt, W Skorupa, G Gobsch, J Wosnitza, and M Helm. Superconducting films fabricated
by high-fluence Ga implantation in Si. Physical Review B, 83(21):205–210, 2011.
17V Heera, J Fiedler, M Voelskow, A Mücklich, R Skrotzki, T Herrmannsdörfer, and W Skorupa.
Superconductor-insulator transition controlled by annealing in Ga implanted Si. Applied Physics
Letters, 100(26):262602–262604, 2012.
18T Fischer, A V Pronin, R Skrotzki, T Herrmannsdörfer, J Wosnitza, J Fiedler, V Heera, M Helm,
and E Schachinger. Optical study of superconducting Ga-rich layers in silicon. Physical Review
B, 87(1):14502–14505, 2013.
19V Heera, J Fiedler, R Hübner, B Schmidt, M Voelskow, W Skorupa, R Skrotzki, T Herrmanns-
dörfer, J Wosnitza, and M Helm. Silicon films with gallium-rich nanoinclusions: from supercon-
ductor to insulator. New Journal of Physics, 15(8):83015–83022, 2013.
20V Heera, J Fiedler, B Schmidt, R Hübner, M Voelskow, R Skrotzki, and W Skorupa. Negative
Magneto and Electroresistance of Silicon Films with Superconducting Nanoprecipitates: The
Role of Inelastic Cotunneling. Journal of Low Temperature Physics, 180(5):342–355, 2015.
21VHeera, J Fiedler, andW Skorupa. Resistance fluctuations in insulating silicon films with super-
conducting nanoprecipitates – superconductor-to-metal or vortex matter phase transition? AIP
Advances, 5(11):117217–117219, 2015.
22J Xiang, A Vidan, M Tinkham, R M Westervelt and Charles M Lieber. Ge/Si nanowire meso-
scopic josephson junctions Nature Nanotechnology, 1(3):208–213, 2006.
23Low Level Measurement Handbook. Keithley Insturments, Cleaveland, 7 edition, 2013.
24V Heera, J Fiedler, and W Skorupa. Large magnetoresistance of insulating silicon films with
superconducting nanoprecipitates AIP Advances, 6(10):105203-105209, 2016.
25E Nygren, J C Mccallum, R Thornton, J S Williams, and G L Olson. Amorphous to Polycrys-
talline Transformation in High Dose Ion Implanted Silicon. MRS Proceedings, 100:405–409,
1988.
26Arnout Beckers, Farzan Jazaeri, and Christian Enz. Cryogenic MOS Transistor Model. IEEE
Transactions on Electron Devices, 65(9):3617–3625, 2018.
27Takane Usui, Christine A. Donnelly, Manca Logar, Robert Sinclair, Joop Schoonman, and
Fritz B. Prinz. Approaching the limits of dielectric breakdown for SiO2 films deposited by
plasma-enhanced atomic layer deposition. Acta Materialia, 61(20):7660–7670, 2013.
22
